PATENT APPLICATION DOCKET NO.: 1263-0009US

VIRP16

WHAT IS CLAIMED IS:

Sub	<u>></u>
/	1
	2

1. A compilable semiconductor memory circuit having a plurality of hierarchically organized levels, comprising:

a first level memory portion for storing data therein, said first level memory portion having first level Data In (DIN) and Data Out (DOUT) buffer blocks associated therewith for effectuating data operations with respect to a location in said first level memory portion, said first level DIN buffer block including Local Data In (LDIN) driver circuitry;

a second level memory portion for storing data therein, said second level memory portion having second level Data In (DIN) and Data Out (DOUT) buffer blocks associated therewith for effectuating data operations with respect to a location in said second level memory portion; and

multiplexing circuitry disposed in said first level DIN buffer block, said multiplexing circuitry being actuatable for providing data accessed through said second level DOUT buffer block to said LDIN driver circuitry in said first level DIN buffer block, whereby data accessed from said second level memory portion is selectively loaded into said first level memory portion in a substantially simultaneous loading operation.

2

3

4

1

2

3

4

PATENT APPLICATION DOCKET NO.: 1263-0009US VIRP16

2.	The compilable semiconductor memory circuit having a
plurality of	hierarchically organized levels as set forth in claim 1
wherein said	first and second level memory portions comprise static
random acce	ss memory (SRAM).

3. The compilable semiconductor memory circuit having a plurality of hierarchically organized levels as set forth in claim 1, wherein said first level memory portion comprises SRAM and said second level memory portion comprises dynamic RAM (DRAM).

PATENT APPLICATION DOCKET NO.: 1263-0009US VIRP16

4.	The	compilable semiconductor memory	circuit	having a
plurality of h	ierar	chically organized levels as set forth i	n claim	1, further
comprising:				

a third level memory portion for storing data therein, said third level memory portion having third level Data In (DIN) and Data Out (DOUT) buffer blocks associated therewith for effectuating data operations with respect to a location in said third level memory portion; and

multiplexing circuitry disposed in said second level DIN buffer block, said multiplexing circuitry being actuatable for providing data accessed through said third level DOUT buffer block to LDIN driver circuitry provided in said second level DIN buffer block, whereby data accessed from said third level memory portion is selectively loaded into said second level memory portion in a substantially simultaneous loading operation.

PATENT APPLICATION DOCKET NO.: 1263-0009US VIRP16

5. The compilable semiconductor memory circuit having a
plurality of hierarchically organized levels as set forth in claim 4,
wherein said multiplexing circuitry disposed in said first level DIN buffer
block is selectively operable for providing said data accessed through
said third level POUT buffer block to said LDIN driver circuitry in said
first level DIN buffer block for substantially simultaneously loading said
data into said first level memory portion.

- 6. The compilable semiconductor memory circuit having a plurality of hierarchically organized levels as set forth in claim 5, wherein each of said first, second, and third level memory portions is selected from the group consisting of SRAM and DRAM.
- 7. The compilable semiconductor memory circuit having a plurality of hierarchically organized levels as set forth in claim 6, wherein said substantially simultaneous loading operation into said first level memory portion is effectuated using an address calculated by a separate address logic circuit.

PATENT APPLICATION DOCKET NO.: 1263-0009US VIRP16

- 8. The compilable semiconductor memory circuit having a plurality of hierarchically organized levels as set forth in claim 6, wherein said substantially simultaneous loading operation into said first level memory portion is effectuated using an address that is dependent on an address used for accessing data in one of said second and third level memory portions.
- 9. The compilable semiconductor memory circuit having a plurality of hierarchically organized levels as set forth in claim 6, wherein said substantially simultaneous loading operation into said second level memory portion is effectuated using an address calculated by a separate address logic circuit.
- 10. The compilable semiconductor memory circuit having a plurality of hierarchically organized levels as set forth in claim 6, wherein said substantially simultaneous loading operation into said second level memory portion is effectuated using an address that is dependent on an address used for accessing data in said third level memory portion.

PATENT APPLICATION DOCKET NO.: 1263-0009US VIRP16

1	11. A memory operation method for use in a compilable
2 .	semiconductor memory circuit having a plurality of hierarchically
3	organized levels, comprising the steps of:
4	initiating a data access operation for accessing data in said
5	semiconductor memory circuit;
6	determining if said data is available in a first level memory
7	portion of said semiconductor memory circuit;
8	if not, accessing said data in a next level memory portion of
9	said semiconductor memory circuit; and
10	selectively loading said data accessed from said next level
11	memory portion into said first level memory portion in a substantially
12	simultaneous loading operation.
1	12. The memory operation method for use in a compilable
2	semiconductor memory circuit as set forth in claim 11, wherein said next
3	level memory portion is a second level memory portion of said
4	semiconductor memory circuit.
1	13. The memory operation method for use in a compilable
2	semiconductor memory circuit as set forth in claim 11, wherein said next
3	level memory portion is a third level memory portion of said

semiconductor memory circuit.

PATENT APPLICATION DOCKET NO.: 1263-0009US VIRP16

14.	The memory operation method for use in a compilable
semiconduc	tor memory circuit as set forth in claim 11, wherein said
substantiall	y simultaneous loading operation into said first level memory
portion is e	frectuated using an address calculated by a separate address
logic circui	t. \

- 15. The memory operation method for use in a compilable semiconductor memory circuit as set forth in claim 11, wherein said substantially simultaneous loading operation into said first level memory portion is effectuated using an address that is dependent on an address used for accessing data in said next level memory portion.
- 16. The memory operation method for use in a compilable semiconductor memory circuit as set forth in claim 11, wherein said first level memory portion is comprised of static random access memory (SRAM).

PATENT APPLICATION DOCKET NO.: 1263-0009US VIRP16

17.	The memory	operation	method	for	use ii	n a c	ompila	ble
semiconducto	or memory cir	cuit as set f	forth in cl	laim	11, w	herei	n said f	īrst
level memory	portion is co	mprised of	f dynami	c RA	M (D	RAN	1).	

- 18. The memory operation method for use in a compilable semiconductor memory circuit as set forth in claim 11, wherein said next level memory portion is comprised of DRAM.
- 19. The memory operation method for use in a compilable semiconductor memory circuit as set forth in claim 11, wherein said next level memory portion is comprised of SRAM.
- 20. The memory operation method for use in a compilable semiconductor memory circuit as set forth in claim 11, wherein each of said first and second level memory portions is selected from the group consisting of SRAM and DRAM.